

What is claimed is:

1 1. A method for optimizing the timing performance of an overall logic
2 circuit where that overall logic circuit is implemented in a Field
3 Programmable Gate Array (FPGA) with programmable interconnect of the
4 FPGA behaving in a way such that the timing of logic signals routed by the
5 programmable interconnect from a specific source to a specific load within
6 the FPGA is affected negligibly by fanout to other logic loads connected to
7 the same source signal, the method comprising the steps of:

8 a) synthesizing the overall logic for first implementation in an FPGA, the
9 synthesis including construction and first placement of the logic
10 functions on the FPGA,

11 b) analyzing the timing of the first implementation with the first
12 placement,

13 c) determining the most critical timing paths from analysis of the first
14 implementation,

15 d) selecting as an object for improvement a specific critical path from the
16 most critical timing paths,

17 e) implementing in another way the critical logic in the chosen critical
18 path with implementation of the critical logic performed with relative

19 disregard as to the fanout of signals to other logic in the overall logic
20 circuit and with placement of logic in the chosen critical path
21 designed primarily to minimize the interconnected routing distance of
22 the signals contributing to that chosen critical path.

1 2. The method of Claim 1 in which the implementation of the critical
2 logic in a new way in step e) is limited only to changes in the placement of
3 the logic in the chosen critical path.

1 3. A method for optimizing the timing performance of an overall logic
2 circuit where that overall logic circuit is implemented in an FPGA with
3 programmable interconnect of the FPGA behaving in a way such that the
4 timing of logic signals routed by the programmable interconnect from a
5 specific source to a specific load within the FPGA is affected negligibly by
6 fanout to other logic loads connected to the same source signal, the method
7 comprising the steps of:

8 a) synthesizing the overall logic for a base implementation in an FPGA,
9 the synthesis including construction and placement of the logic
10 functions on the FPGA,
11 b) analyzing the timing of the base implementation,

- 12 c) determining the most critical timing paths from analysis of the base
13 implementation,
- 14 d) selecting as an object for improvement a chosen critical path from the
15 most critical timing paths,
- 16 e) implementing in another way the critical logic in the chosen critical
17 path with implementation of the critical logic performed with relative
18 disregard as to the fanout of signals to other logic in the overall logic
19 circuit and with placement of logic in the chosen critical path
20 designed primarily to minimize the interconnected routing distance of
21 the signals contributing to that chosen critical path,
- 22 f) modifying the placement of other logic in the overall logic circuit to
23 accommodate the changes in placement of the chosen critical path
24 while maintaining approximately the new placement of the critical
25 logic,
- 26 g) repeating steps b) through f) where the last implementation and
27 placement of the overall logic circuit from step f) becomes the basis
28 for starting again with this last implementation becoming the base
29 implementation.

1 4. The method of Claim 3 in which the implementation of the critical
2 logic in a new way in step e) is limited only to changes in the placement of
3 the logic in the chosen critical path.